Senior Engineer- Design
at
Mirafra Technologies
, Bangalore
Working/Currently
Physical Design for ASICs
Dv/Ds Engineer II at LSI Research And Development , Pune, INDIA
December 2009 – Currently Working
Industry: IT-Hardware and Networking
Functional area: Chip Design
Physical design and verification for SOC's