Trainee
at
Hewlett Packard(HP)
, Bangalore, INDIA
January 2009 – June 2009
Industry: IT-Hardware and Networking
Functional area: IT Sw- Embedded / EDA / VLSI / ASIC / Chip Design
Design Engineer at Freescale Semiconductor , Noida, INDIA
June 2010 – December 2010
Industry: IT-Hardware and Networking
Functional area: Engineering Design / R and D
Working as a Design Engineer.
Tools: Cadence Suite for IC Design
(Virtuoso Layout Editor CDBA and OA, Schematic
Chip Assembly
Router), Mentor Caliber DRC, DFM & LVS
Key Responsibilities:
Testcase Generation & Validation of P-CELLS. Layout extractions,
DRC, DFM rule checks and LVS for CMOS55fg, TSMC18.QA-Cells
Validation. Pcells: DRC, DFM, LVS Parameters, connectivity models
OA, abutment, stretch handles, Callbacks.Simulation