CoreEL's new H.264 decoder solution targets broadcast market

By siliconindia   |   Tuesday, 21 April 2009, 17:41 IST
Printer Print Email Email
Las Vegas: CoreEL Technologies, an India based FPGA IP & Design Services provider, today announced the availability of the H.264 High Profile Decoder IP solution on Xilinx Virtex FPGAs, targeted for professional decoder & broadcast infrastructure markets. With a maximum resolution support of 1920x1080 (FullHD) at 60 frames per second, the IP introduces a new level of performance and functionality. The H.264 HP decoder supports 4:2:0, 4:2:2 and 4:4:4 chroma formats with programmable bit depth from 8-bit to 12-bits. The decoder brings further speed improvements to achieve simultaneous multiple stream decode with resolutions up to 1920x1080 interlaced and progressive, easily decoding full HD at optimal frame-rates at only 125 MHz clock frequency with CABAC / CAVLC running at 50 Mbps and 100 Mbps respectively. The IP is capable of supporting both H.264 Intra only frame decoding as well as Inter frames (IPB) decoding. The solution is fully validated in hardware with ITU-T and Franhoufer test streams. The decoder solution is currently being licensed to one of the leading OEMs in professional decoder/ broadcast market. Ben Runyan, Sr. Manager for Broadcast Marketing at Xilinx said, "With their expertise in FPGA development and knowledge of Xilinx FPGAs, CoreEl has delivered an H.264 decoder solution which meets the stringent high performance requirements of Broadcast and Professional decoder customers. We are already seeing acceptance of their solution with our key customers." "Combining our expertise in FPGA Design as well as in Video technologies, we have developed H.264 MP and HP Decoder IP solution with compelling features and performance to drive the high end broadcast & professional infrastructure markets," said Vishwanath Padur, Vice President - Sales and Marketing, CoreEL Technologies. CoreEL H.264 High & Main Profile IPs are now available for licensing. The decoder runs on Xilinx Virtex-5 FPGAs and comes with Verilog source code / netlist, a test bench, test data and complete technical documentation