Trainee
at
ceeri pilani
, Jaipur, INDIA
July 2009 – April 2010
Industry: Semiconductors/Electronics
Functional area: IT Sw- Embedded / EDA / VLSI / ASIC / Chip Design
there i m worked as a trainee 1 year in my project "HDL
IMPLEMENTATION OF RSA ALGORITHM ON FPGA