Assistan Engineer
at
Virage Logic International
, Noida, India
Working/Currently
Standard cell library Characterization, View generation & Model
Validation.
Additional responsibility includes learning RTL to
GDS flow, finding feasibility to increase coverage of QA tests by
enhancing effectiveness of test EDA tools and scripts, and to
check the performance of Physical IP cores on ASIC design
projects.